Episode
Page Tables
- Published
- Dec 15, 2025
- Duration seconds
- 2799
- Processing state
not_requested
Actions
POST https://stenobird.com/v1/public/podcasts/the-backend-engineering-show-with-hussein-nasser-847440/episodes/page-tables/transcription-requests
Idempotently request low-priority transcript generation for this episode.GET https://stenobird.com/podcast/the-backend-engineering-show-with-hussein-nasser-847440/page-tables.md
Read the agent-friendly Markdown representation of this episode resource.
Summary
Page tables provide the mapping between virtual memory and physical memory for each process. This means it needs to be as efficient and as fast as possible. I explore the inner workings of page tables in this episode. 0:00 Intro 2:00 Virtual Memory ⁃ ⁃ 8:00 MMU 10:00 Page Tables ⁃ ⁃ ⁃ ⁃ ⁃ ⁃ ⁃ 11:30 Single Table Byte Addressability ⁃ ⁃ ⁃ ⁃ ⁃ ⁃ ⁃ ⁃ 16:00 Single Table Page addressability ⁃ ⁃ ⁃ ⁃ ⁃ 19:00 Multi-level Paging (Radix tree) ⁃ ⁃ 31:00 Huge Tables ⁃ ⁃ 33:00 TLB ⁃ ⁃ Summary